Rosetta™ Micro Series II and Series III
Cryptographic Integrated Circuit

Your device needs cryptographic functionality. You can try to design and build it yourself, buy it from an unknown supplier, or source it from SPYRUS. A US-owned and based company that has implemented Suite B cryptography across our entire product line.

High Assurance Security Module

Rosetta Micro Series II and Series III are the world’s smallest and most secure hardware security module (HSM). Designed for embedded cryptographic applications, the 6 mm x 5 mm Rosetta Micro integrated circuit supports the strongest cryptographic algorithms and key lengths commercially available, exceeding the Suite B algorithms and key length recommendations approved by the U.S. Government to protect both unclassified information and classified information though the top secret level.

Rosetta Micro Series II and Series III are ideally suited for both custom and mass-market products, including computers, cell phones, PDAs, wired and wireless routers, point-of-sale and gaming terminals, set-top boxes, and industrial control devices that require small size, low power, and high security.

It is approved for export to most countries under license exception ENC.

Secure By Design

SPYRUS has specialized in high-assurance, cost-effective security processors for almost two decades, and all of this experience is packaged in a ready-to-use form factor for integrators and OEMs.

Rosetta Micro is based on the Infineon 16-bit and 32-bit security controllers running the SPYRUS Cryptographic Operating System (SPYCOS®). To ensure the highest level of security, the chip’s native cryptographic functionality has been disabled and re-implemented within SPYCOS.

SPYRUS can customize Rosetta Micro to meet specific customer requirements for capabilities or implementation. One optional feature is a K of N split-knowledge technique that enables multiparty access control for cryptographic keys in decryption, key recovery, and similar applications. Another option supports anti-cloning techniques to prove that the chip is unique and authentic.

Implemented in our award winning Hydra PC USB 3.0 WorkSafe and WorkSafe Pro, K of N implements mathematically provable security providing data containment to authorized hosts and devices, by preventing the use of devices on unauthorized computers.

Rosetta Micro is designed and developed at secure facilities in the United States by vetted employees. Firmware updates are installed and tested in-house before shipment directly to the customer.

Enhanced Encryption Support

While the high-strength algorithms comprising Suite B ensure data security for decades, Rosetta Micro also supports legacy algorithms such as RSA, triple-DES, and SHA-1 for backwards compatibility with existing applications.

Rosetta Micro enables legacy and advanced PKI-based digital certificate functionality such as smart card logon, e-mail digital signatures and encryption, VPN authentication and authenticated Web browsing. See the technical specifications for a complete list of supported cryptographic algorithms.
Advanced Features

- High-assurance hardware protection for keys, digital IDs, and sensitive data.

- Strongest unclassified cryptographic algorithm support and key strengths commercially available.

- High performance with low current draw in the smallest package for embedded applications.

- Uses enhanced 8051 instruction set and supports ISO 7816 interface standard for broad application compatibility.

- Approximately 32K of EEPROM available for X.509 certificates and data storage.

- Includes a hardware memory management and protection unit.

- Advanced high-entropy random-number generation technology ensures secure keys.

- Supports biometric and other enhanced authentication factors.

- Supports anti-cloning techniques, such as unique serial number for each Rosetta Micro module and unique digitally signed per-token key pair per module.

- Tamper-resistant, tamper-reacting design protects against physical attacks and reverse engineering of on-board applications and data, in cases where the attacker possesses a product containing Rosetta Micro.

- Validated at FIPS 140-2 Level 3. Designed to support validation at FIPS 140-2 Level 4 and higher, depending on application requirements.

- APIs are compatible with Microsoft CryptoAPI and Cryptographic API: Next Generation, including support for Windows Vista; and with PKCS #11.

- Custom libraries and drivers are available for specialized application environments and operating systems.

- Industrial and/or MIL-SPEC specification qualification available by special order.

- Manufacturing facilities ISO 9000 certified.

<table>
<thead>
<tr>
<th>Feature</th>
<th>SPYRUS Rosetta</th>
<th>Competition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Next-gen Elliptic Curve Cryptography encrypt / decrypt / signing</td>
<td>✔</td>
<td></td>
</tr>
<tr>
<td>K of N Split Knowledge Algorithm (Selected versions)</td>
<td>✔</td>
<td></td>
</tr>
</tbody>
</table>
Technical Specifications

### SPYCOS® Features

- Security policy enforcer
- Anti-tearing memory file manager preserves file integrity if the security device is removed during file transfer
- Kernel-based EEPROM memory manager for dynamic nonvolatile memory allocation
- Data firewall

### Integrated Circuit Module

- Infineon SLE66 and SLE88 16-bit and 32-bit security controllers
- 64K EEPROM, 206K ROM, 5052 RAM* with 32K available for certificate storage
- 1100-bit advanced cryptographic engine
- 112-bit/192-bit DDES & ECC GF(2^n) Accelerator
- Retains data for a minimum of 10 years
- Minimum 500,000 write/erase cycles at 250 C
- Security optimized layout and layout scrambling
- RoHS compliant

### Electrical

- Operating voltage: Vcc = 3.3 to 5VDC
- Power consumption: ~30mA @ 3.3VDC

### Environmental

- Operating temperature: −15° C to 55° C
- Storage temperature: −20° C to 65° C
- Humidity: 90%, noncondensing
- Extended temperature range available upon request.

### MIL & JEDEC Standards

- High-temperature storage life: MIL-STD-883 Method 1008
- Temperature cycle report: MIL-STD-883 Method 101 Condition C
- Temperature humidity exposure: JEDEC JESD22-A101-B
- HAST JEDEC JESD22-A110-B
- Preconditioning: JEDEC JESD22 A113-E

### Standards and Security

- ANSI X9.31 RSA Key Generation
- FIPS PUB 46 Data Encryption Standard
- FIPS PUB 180-2 Secure Hash Algorithm Standard
- FIPS PUB 186-2 Random Number Generator
- FIPS PUB 186-2 Digital Signature Standard
- FIPS PUB 197 Advanced Encryption Standard
- SP 800-38A Block Modes of Operation
- SP 800-56A Key Establishment Guidelines
- SP800-90A Hash_DRBG
- FIPS 140-2 Level 3 / EAL 5+ validated crypto core

### Cryptographic Algorithms

- Suite B cryptography (a set of cryptographic algorithms published by the U.S. Government as part of its cryptographic modernization program to serve as an interoperable cryptographic based for both unclassified information and most classified information) and other FIPS-approved algorithms, including:
  - Hash_DRBG RNG
  - Elliptic Curve Cryptography (P-256, P-384, P-521)
  - ECDH
  - ECDSA Digital Signature Algorithm
  - RSA 1024 and 2048 digital signature algorithm (Note: RSA 1024 is deprecated by NIST)
  - TDES-2 and TDES-3, ECB, CBC
  - AES 128/192/256 with ECB, CBC, CTR
  - SHA-1 and SHA-224/256/384/512 secure hash algorithms
  - HMAC